AD10201,AD10201/PCB,AD10201AB

Part No.:
AD10201,AD10201/PCB,AD10201AB
Download:
Download
Description:
DUAL-CHANNEL, 12-BIT 105MSPS IF SAMPLING A/D CONVERTER
File Size:
759 K
Page:
20 Pages
Logo:
Maker:
AD [ ANALOG DEVICES ]
PCB Prototype

July 16, 2018:

AD5447

AD549L

AD8138AR

AD9432PCB

ADA4898-1

ADF10STTR04

ADIS16385BMLZ

ADN4605_1111

ADP123-EVALZ

ADuM1200ARZ-RL7

ADUM5000ARWZ

ADXRS450_11

PCB Datasheet:1PCB Datasheet:1PCB Datasheet:1
a
FEATURES
Two Independent 12-Bit, 105 MSPS ADCs
Channel-to-Channel Isolation, > 90 dB
AC-Coupled Signal Conditioning Included
Gain Flatness up to Nyquist, < 0.1 dB
Input VSWR 1.05:1 to Nyquist
80 dB Spurious-Free Dynamic Range
Two’s Complement Output Format
3.3 V or 5 V CMOS-Compatible Output Levels
900 mW Per Channel
Single-Ended or Differential Input
250 MHz Input Bandwidth
APPLICATIONS
Wireless and Wired Broadband Communications
Base Stations and “Zero-IF” or Direct IF Sampling
Subsystems
Wireless Local Loop (WLL)
Local Multipoint Distribution Service (LMDS)
Radar and Satellite Subsystems
Dual-Channel, 12-Bit 105 MSPS
IF Sampling A/D Converter
AD10201
PRODUCT DESCRIPTION
The AD10201 offers two complete ADC channels with on-module
signal conditioning for improved dynamic performance. Each wide
dynamic range ADC has a transformer coupled front end optimized
for direct IF sampling. The AD10201 has on-chip track-and-hold
circuitry, and uses an innovative architecture to achieve 12-bit,
105 MSPS performance. The AD10201 uses innovative high
density circuit design to achieve exceptional performance while still
maintaining excellent isolation and providing for board area savings.
The AD10201 operates with 5.0 V supply for the analog-to-digital
conversion. Each channel is completely independent, allowing
operation with independent ENCODE and analog inputs. The
AD10201 is available as a 35 mm square 385-lead BGA package.
PRODUCT HIGHLIGHTS
1. Guaranteed sample rate of 105 MSPS
2. Input signal conditioning included with full-power bandwidth
to 250 MHz
3. Industry-leading IF sampling performance
FUNCTIONAL BLOCK DIAGRAM
A
IN
A1 A
IN
A2
D0A
(LSB)
D1A
D2A
D3A
D4A
D5A
D6A
D7A
D8A
D9A
D10A
D11A
(MSB)
12
12
12
12
ADC
ADC
T/H
T/H
T1A
T1B
A
IN
B1 A
IN
B2
D0B
(LSB)
D1B
D2B
D3B
D4B
50
50
AD10201
D5B
D6B
D7B
D8B
D9B
D10B
D11B
(MSB)
OUTPUT
RESISTORS
TIMING
REF
REF
OUTPUT
RESISTORS
TIMING
ENCODEA
ENCODEA
REF_A_OUT
REF_B_OUT
ENCODEB
ENCODEB
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties that
may result from its use. No license is granted by implication or otherwise
under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2002