SN65LV1023A,SN65LV1023ADB

Part No.:
SN65LV1023A,SN65LV1023ADB
Download:
Download
Description:
10-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER
File Size:
314 K
Page:
22 Pages
Logo:
Maker:
TI [ TEXAS INSTRUMENTS ]
PCB Prototype

July 16, 2018:

SN74ACT16373Q-EP

SN74AUP1G08YZPR

SN74AVCH32T245

SN74CB3T3245PWRE4

SN74LVC07AMPWREP

SNJ54HC138FK

SNJ54HC164W

SNJ54LV164AFK

SNJ55LBC176FK

SP507RB

SPA12N50C3

SPF-2086T

PCB Datasheet:1
SN65LV1023A/SN65LV1224A
10-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER
SLLS570A – JUNE 2003 – REVISED JUNE 2003
D
100-Mbps to 660-Mbps Serial LVDS Data
D
D
D
Payload Bandwidth at 10-MHz to 66-MHz
System Clock
Pin-Compatible Superset of NSM
DS92LV1023/DS92LV1224
Chipset (Serializer/Deserializer) Power
Consumption <450 mW (Typ) at 66 MHz
Synchronization Mode for Faster Lock
SN65LV1023A
Serializer
D
D
D
D
D
D
Lock Indicator
No External Components Required for PLL
Low-Cost 28-Pin SSOP Package
Industrial Temperature Qualified,
T
A
= – 40°C to 85°C
Programmable Edge Trigger on Clock
Flow-Through Pinout for Easy PCB Prototype Layout
SN65LV1224A
Deserializer
SYNC1
SYNC2
D
IN0
D
IN1
D
IN2
D
IN3
D
IN4
D
IN5
D
IN6
D
IN7
D
IN8
D
IN9
TCLK_R/F
TCLK
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
DV
CC
DV
CC
AV
CC
AGND
PWRDN
AGND
D
O
+
D
O
AGND
DEN
AGND
AV
CC
DGND
DGND
AGND
RCLK_R/F
REFCLK
AV
CC
R
I
+
R
I
PWRDN
REN
RCLK
LOCK
AV
CC
AGND
AGND
DGND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
R
OUT0
R
OUT1
R
OUT2
R
OUT3
R
OUT4
DV
CC
DGND
DV
CC
DGND
R
OUT5
R
OUT6
R
OUT7
R
OUT8
R
OUT9
description
The SN65LV1023A serializer and SN65LV1224A deserializer comprise a 10-bit serdes chipset designed to
transmit and receive serial data over LVDS differential backplanes at equivalent parallel word rates from 10 MHz
to 66 MHz. Including overhead, this translates into a serial data rate between 120-Mbps and 792-Mbps payload
encoded throughput.
Upon power up, the chipset link can be initialized via a synchronization mode with internally generated SYNC
patterns, or the deserializer can be allowed to synchronize to random data. By using the synchronization mode,
the deserializer establishes lock within specified, shorter time parameters.
The device can be entered into a power-down state when no data transfer is required. Alternatively, a mode is
available to place the output pins in the high-impedance state without losing PLL lock.
The SN65LV1023A and SN65LV1224A are characterized for operation over ambient air temperature of – 40°C
to 85°C.
ORDERING INFORMATION
DEVICE
Serializer
Deserializer
PART NUMBER
SN65LV1023ADB
SN65LV1224ADB
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright
2003, Texas Instruments Incorporated
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
1