SI3015,SI3015-F-FSR

Part No.:
SI3015,SI3015-F-FSR
Download:
Download
Description:
V.22BIS ISOMODEM CHIPSET WITH ERROR CORRECTION
File Size:
739 K
Page:
68 Pages
Logo:
Maker:
SILABS [ SILICON LABORATORIES ]
PCB Prototype

July 19, 2018:

SIHB12N50C-E3

SIHF840LCST

SIHFU9110-E3

SK39B

SMAW250G-15G

SN54ABT16657_08

SN54HCT541_08

SN54LV245AW

SN7416N

SN74ABT827PW

SN74ACT374PWR

SN74AHCT273PWR

PCB Datasheet:1PCB Datasheet:1
Si2403
V. 22
B I S
I S O
M O D E M
® C
H I PS E T
Features
Data modem formats
ITU-T, Bell
300 bps up to 2400 bps
V.42, MNP2-4
WITH
E
RROR
C
ORRECTION
Integrated DAA
Over 5000 V capacitive isolation
Parallel phone detect
Globally-compliant line interface
Overcurrent detection
Caller ID decode
3.3 V power
No external ROM or RAM required
UART with flow control
AT command set support
Fast connect
Parallel interface
Call progress support
Firmware upgradeable
Ordering Information
This data sheet is valid only for
those chipset combinations listed
on page 63.
Applications
Set-top boxes
E-mail terminals
Point-of-sale terminals
Digital video recorders
Security systems
Remote monitoring
Pin Assignments
Description
The Si2403 is a complete, ITU-V.22bis-compliant, 2400 bps modem
chipset with integrated direct access arrangement (DAA) that provides a
programmable line interface to meet global telephone line requirements
with a single design. Available in two small packages, it eliminates the
need for a separate DSP data pump, external RAM and ROM, modem
controller, codec, isolation transformer, relays, opto-isolators, and 2- to 4-
wire hybrid. The ISOmodem® chipset is ideal for embedded modem
applications due to its small board space, low power consumption, and
global compliance.
CLKIN/XTALI
XTALO
CLKOUT/EECS/A0
D6
VD3.3
GND
VDA
RTS/D7
RXD/RD
TXD/WR
CTS/CS
RESET
1
2
3
4
5
6
7
8
9
10
11
12
Si2403
24
23
22
21
20
19
18
17
16
15
14
13
EECLK/D5
DCD/D4
ESC/D3
C1A
ISOB
VD3.3
GND
VDB
EESD/D2
RI/D1
INT/D0
AOUT/INT
Functional Block Diagram
CLKIN/XTALI
CLKOUT
RXD
TXD
CTS
RTS
DCD
ESC
RI
INT
CS
WR
RD
A0
D0-D7
RESET
PLL
Clocking
XTALO
Si3015
QE2
DCT
IGND
C1B
RNG1
RNG2
Si3015
C1A
Microcontroller
DSP
DAA
Interface
1
2
3
4
5
6
7
8
RAM/ROM
Data Bus
16
15
14
13
12
11
10
9
FILT2
FILT
RX
REXT
REXT2
REF
VREG2
VREG
Serial
Interface
QB
QE
To Phone
Line
AOUT
Parallel
Interface
ISOB
Patents pending
Rev. 1.2 8/06
Copyright © 2006 by Silicon Laboratories
Si2403