M76DW63000A,M76DW63000A70ZT,M76DW63000A-70ZT,M76DW63000A90ZT,M76DW63000A-90ZT

Part No.:
M76DW63000A,M76DW63000A70ZT,M76DW63000A-70ZT,M76DW63000A90ZT,M76DW63000A-90ZT
Download:
Download
Description:
64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and 8Mbit/4Mbit SRAM, 3V Supply, Multiple Memory Product
File Size:
407 K
Page:
27 Pages
Logo:
Maker:
STMICROELECTRONICS [ STMICROELECTRONICS ]
PCB Prototype

July 19, 2018:

M80056B-1

MABA-007949-CT65TB

MAX15002ATL+

MAX17017

MAX2120

MAX3541ELM

MAX8520_08

MB86064PB-G

MBF9045BC

MC13111BFTA

MC144144P

MC1DU064NDVB-0QC00

PCB Datasheet:1PCB Datasheet:1PCB Datasheet:1
M76DW63000A
M76DW62000A
64Mbit (x8/ x16, Multiple Bank, Boot Block) Flash Memory and
8Mbit/4Mbit SRAM, 3V Supply, Multiple Memory Product
PRELIMINARY DATA
FEATURES SUMMARY
MULTIPLE MEMORY PRODUCT
– 64 Mbit (8Mb x8 or 4Mb x16), Multiple Bank,
Page, Boot Block, Flash Memory
– SRAM: 8Mbit (512K x 16) for
M76DW63000A, or 4Mbit (256K x 16) for
M76DW62000A
SUPPLY VOLTAGE
– V
CCF
= V
CCS
= 2.7V to 3.3V
– V
PPF
= 12V for Fast Program (optional)
Figure 1. Package
FBGA
ACCESS TIME: 70, 90ns
LOW POWER CONSUMPTION
ELECTRONIC SIGNATURE
– Manufacturer Code: 0020h
– Device Code: 227Eh + 2202h + 2201h
LFBGA73 (ZA)
8 x 11.6mm
FLASH MEMORY
ASYNCHRONOUS PAGE READ MODE
– Page Width: 4 Words
– Page Access: 25, 30ns
– Random Access: 70, 90ns
PROGRAMMING TIME
– 10µs per Byte/Word typical
– 4 Words/ 8 Bytes at-a-time Program
MEMORY BLOCKS
– Quadruple Bank Memory Array:
8Mbits + 24Mbits + 24Mbits + 8Mbits
– Parameter Blocks (at both Top and Bottom)
V
PP
/WP PIN for FAST PROGRAM and WRITE
PROTECT
TEMPORARY BLOCK UNPROTECTION
MODE
COMMON FLASH INTERFACE
– 64 bit Security Code
EXTENDED MEMORY BLOCK
– Extra block used as security block or to store
additional information
DUAL OPERATIONS
– While Program or Erase in a group of banks
(from 1 to 3), Read in any of the other banks
PROGRAM/ERASE SUSPEND and RESUME
MODES
– Read from any Block during Program
Suspend
– Read and Program another Block during
Erase Suspend
100,000 PROGRAM/ERASE CYCLES per
BLOCK
SRAM
8Mbit (512K x 16) or 4Mbit (256K x 16)
ACCESS TIME: 70ns
LOW V
CCS
DATA RETENTION: 1.5V
POWER DOWN FEATURES USING TWO
CHIP ENABLE INPUTS
UNLOCK BYPASS PROGRAM COMMAND
– Faster Production/Batch Programming
1/27
September 2003
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.