SN74SSTV16859,SN74SSTV16859DGGR,SN74SSTV16859RGQ8,SN74SSTV16859RGQR

Part No.:
SN74SSTV16859,SN74SSTV16859DGGR,SN74SSTV16859RGQ8,SN74SSTV16859RGQR
Download:
Download
Description:
13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS
File Size:
166 K
Page:
10 Pages
Logo:
Maker:
TI [ TEXAS INSTRUMENTS ]
PCB Prototype

July 19, 2018:

SNC116

SNJ54AHCT245W

SNJ54ALS174W

SNJ54HC151W

SNJ54HCT14W

SP6122_04

SPC5015FT-470MZF

SRC1207EF

SRM5370

SSL13

ST72324J6T

ST72P623F2T1

PCB Datasheet:1
SN74SSTV16859
13 BIT TO 26 BIT REGISTERED BUFFER
WITH SSTL_2 INPUTS AND OUTPUTS
SCES297D − FEBRUARY 2000 − REVISED AUGUST 2004
D
Member of the Texas Instruments
D
D
D
D
D
D
D
D
D
Widebus Family
1-to-2 Outputs to Support Stacked DDR
DIMMs
Supports SSTL_2 Data Inputs
Outputs Meet SSTL_2 Class II
Specifications
Differential Clock (CLK and CLK) Inputs
Supports LVCMOS Switching Levels on the
RESET Input
RESET Input Disables Differential Input
Receivers, Resets All Registers, and
Forces All Outputs Low
Pinout Optimizes DIMM PCB Prototyping Layout
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
DGG PACKAGE
(TOP VIEW)
description/ordering information
This 13-bit to 26-bit registered buffer is designed
for 2.3-V to 2.7-V V
CC
operation.
All inputs are SSTL_2, except the LVCMOS reset
(RESET) input. All outputs are SSTL_2, Class II
compatible.
The SN74SSTV16859 operates from a differential
clock (CLK and CLK). Data are registered at the
crossing of CLK going high and CLK going low.
Q13A
Q12A
Q11A
Q10A
Q9A
V
DDQ
GND
Q8A
Q7A
Q6A
Q5A
Q4A
Q3A
Q2A
GND
Q1A
Q13B
V
DDQ
Q12B
Q11B
Q10B
Q9B
Q8B
Q7B
Q6B
GND
V
DDQ
Q5B
Q4B
Q3B
Q2B
Q1B
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
V
DDQ
GND
D13
D12
V
CC
V
DDQ
GND
D11
D10
D9
GND
D8
D7
RESET
GND
CLK
CLK
V
DDQ
V
CC
V
REF
D6
GND
D5
D4
D3
GND
V
DDQ
V
CC
D2
D1
GND
V
DDQ
ORDERING INFORMATION
TA
PACKAGE†
QFN − RGQ
(Tin−Pb Finish)
0°C to 70°C
QFN − RGQ
(Matte−Tin Finish)
TSSOP − DGG
Tape and reel
SN74SSTV16859RGQ8
Tape and reel
SN74SSTV16859DGGR
SSTV16859
ORDERABLE
PART NUMBER
SN74SSTV16859RGQR
SS859
TOP-SIDE
MARKING
† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright
2004, Texas Instruments Incorporated
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
1