SNJ54ALS174FK,SNJ54ALS174FK,SNJ54ALS174J,SNJ54ALS174J,SNJ54ALS174W,SNJ54ALS174W

Part No.:
SNJ54ALS174FK,SNJ54ALS174FK,SNJ54ALS174J,SNJ54ALS174J,SNJ54ALS174W,SNJ54ALS174W
Download:
Download
Description:
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
File Size:
148 K
Page:
10 Pages
Logo:
Maker:
TI [ TEXAS INSTRUMENTS ]
PCB Prototype

July 19, 2018:

SNJ54HC151W

SNJ54HCT14W

SP6122_04

SPC5015FT-470MZF

SRC1207EF

SRM5370

SSL13

ST72324J6T

ST72P623F2T1

STA533WF_11

STDL130

STK14CA8-RF45TR

PCB Datasheet:1PCB Datasheet:1
SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B
SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SDAS207E - APRIL 1982 - REVISED MAY 2002
D
D
D
’ALS174
and
’AS174
Contain Six Flip-Flops
With Single-Rail Outputs
’ALS175
and ’AS175B Contain Four
Flip-Flops With Double-Rail Outputs
Buffered Clock and Direct-Clear Inputs
D
D
Applications Include:
– Buffer/Storage Registers
– Shift Registers
– Pattern Generators
Fully Buffered Outputs for Maximum
Isolation From External Disturbances
(’AS Only)
SN54ALS174 . . . J OR W PACKAGE
SN54AS174 . . . J PACKAGE
SN74ALS174, SN74AS174 . . . D , N, OR NS PACKAGE
(TOP VIEW)
SN54ALS175 . . . J OR W PACKAGE
SN54AS175B . . . J PACKAGE
SN74ALS175, SN74AS175B . . . D, N, OR NS PACKAGE
(TOP VIEW)
CLR
1Q
1D
2D
2Q
3D
3Q
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
6Q
6D
5D
5Q
4D
4Q
CLK
CLR
1Q
1Q
1D
2D
2Q
2Q
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
4Q
4Q
4D
3D
3Q
3Q
CLK
SN54ALS174, SN54AS174 . . . FK PACKAGE
(TOP VIEW)
SN54ALS175 . . . FK PACKAGE
(TOP VIEW)
1Q
CLR
NC
V
CC
6Q
1D
2D
NC
2Q
3D
4
5
6
7
8
3 2 1 20 19
18
17
16
15
14
9 10 11 12 13
6D
5D
NC
5Q
4D
1Q
1D
NC
2D
2Q
4
5
6
7
8
3 2 1 20 19
18
17
16
15
14
9 10 11 12 13
1Q
CLR
NC
V
CC
4Q
4Q
4D
NC
3D
3Q
3Q
GND
NC
CLK
4Q
NC – No internal connection
description
These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a
direct-clear (CLR) input. The ’ALS175 and ’AS175B feature complementary outputs from each flip-flop.
Information at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the
positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly
related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low
level, the D-input signal has no effect at the output.
These circuits are fully compatible for use with most TTL circuits.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright
2002, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
2Q
GND
NC
CLK
3Q
1